AMENDMENTS TO THE CLAIMS

1	88. (New) A processor for operating certain data in accordance with an
2	instruction, comprising:
3	a first register unit for holding data;
4	a second register unit for holding data; and
5	a processing unit for processing at least zero-extending data when the instruction
6	designates the first register and for processing at least sign-extending data when the
7	instruction designates the second register.
1	89. (New) The processor of claim 88, wherein the instruction includes a
2	destination operand which designates either the first register unit or the second register
3	unit.
1	90. (New) The processor of claim 89, wherein the data is an immediate data.
1	91. (New) A data processing method for executing an instruction that designates
2	one of a first register and a second register, said method comprising the steps of:
3	decoding the instruction;
4	processing at least zero-extending data when the instruction designates the first
5	register; and
6	processing at least sign-extending data when the instruction designates the second
7	register.

1	92. (New) The method of claim 91, wherein said instruction includes a
2	destination operand which designates either the first register unit or the second register
3	unit.
1	93. (New) The method of claim 92, wherein said data is an immediate data.
1	94. (New) The processor for executing instructions, comprising:
2	a first register unit for holding data;
3	a second register unit for holding data;
4	a first processing unit for processing zero-extending data; and
5	a second processing unit for processing sign-extending data,
6	wherein an instruction can direct the first processing unit to perform zero-
7	extending when the instruction designates the first register unit and can direct the second
8	processing unit to perform sign-extending when the instruction designates the second
9	register unit.